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Abstract—It is shown that virtually all nonlinear and/or time–
varying loads that generate harmonic current distortion can be
characterized in terms of so–called higher–order circuit elements.
The most relevant higher–order elements exploited in this paper
are the memristor, meminductor, and memcapacitor. Such ele-
ments naturally arise by introducing constitutive relationships
in terms of higher–order voltage and current differentials and
integrals. Consequently, the power conditioner necessary to com-
pensate for the load current distortions is synthesized similarly.
The new characterization and compensation synthesis is applied
to the half–wave rectifier and the controlled bridge converter.
I. INTRODUCTION
Traditionally, the three basic building blocks to model an
electrical circuit are the resistor, inductor, and capacitor. From
a mathematical perspective, the behavior of each of these
building blocks is described by a relationship between two
of the four basic electrical variables: voltage, current, flux–
linkage, and charge. A resistor is described by a relationship
between voltage and current; an inductor by that of current and
flux–linkage; and a capacitor by that of voltage and charge.
But what about the ‘missing’ relationship between charge and
flux–linkage? As pointed out in [1], a fourth element must
be added to complete the symmetry. This element is called a
memristor—a contraction of memory and resistance that refers
to a resistor with memory.
In fact, after the introduction of the memristor concept, it
was realized in [2] that by introducing higher–order voltage–
current differentials and integrals, a complete universe of (con-
ceptual) higher–order circuit elements (somewhat reminiscent
of Mendeleev’s periodic table in chemistry) can be created as
shown in Fig. 1. Indeed, defining
u(α)(t) =
dα
dtα
u(t), (1)
and
i(β)(t) =
dβ
dtβ
i(t), (2)
where α, β > 0 refers to differentiation, and α, β < 0 refers
to the anti-derivatives (i.e., indefinite integrals),1 each element
in Fig. 1 can be described by the constitutive relationships
u(α)(t) = f
[
i(β)(t)
]
, or i(β)(t) = g
[
u(α)(t)
]
, (3)
which are referred to as the ‘impedance’ and ‘admittance’
representation, respectively.
1For α, β = 0, there holds that u(0)(t) = u(t) and i(0)(t) = i(t).
u
i
Fig. 1. Periodic table of higher–order circuit elements.
An element described by either one or both the relationships
in (3) is generally referred to as a (α, β) element.
Obviously, the elements (0, 0), (−1, 0), and (0,−1) cor-
respond to the conventional resistor, inductor, and capacitor,
respectively. The memristor is characterized by the (−1,−1)–
element. Furthermore, as argued in [4], the elements (−2,−1)
and (−1,−2) can be interpreted as the memory counterparts
to the conventional inductor and capacitor, and are denoted as
meminductor and memcapacitor, respectively.
The main contribution of this paper is the utilization of
the memristor, meminductor, and memcapacitor concepts, and
their conventional linear counterparts, to characterize nonlinear
and/or time–varying loads. It will be shown that, apart from
dc terms, virtually all loads that generate harmonic current
distortion can be synthesized solely in terms of these three
memory elements and their conventional linear counter parts.
Consequently, the power conditioner necessary to compensate
for these distortions is synthesized similarily.
In Section II, the basic concept will first be outlined using a
simple nonlinear theoretical compensation example. Next, the
new compensation paradigm that arises from the example will
be generalized and extended to load characterization in Section
III. Section IV illustrates the approach using a single–phase
half–wave rectifier and a controlled bridge converter. Section
V concludes the paper with some final remarks.
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Fig. 2. Nonlinear load: (top–left) uncompensated; (top–right) conventional compensation; (bottom) compensation with a memcapacitor.
Notation: Throughout the document, voltages are assumed
to be expressed in volt [V], currents in ampere [A], resistances
in ohm [Ω], inductances in henry [H], and capacitances in
farad [F]. For sake of brevity, these units are omitted in the
text. Furthermore, the conventional linear and time–invariant
(LTI) resistor, inductor, and capacitor in the circuit diagrams
are represented by their usual graphical symbols, while their
nonlinear memory counterparts are visualized as in Fig. 1.
II. MOTIVATING EXAMPLE
Consider an infinitely strong sinusoidal power supply that
feeds a nonlinear load as shown in Fig. 2 (top–left). Let the
supply voltage be
us(t) = A sin(ωt), (4)
while the associated load current current is given by
il(t) = a1 cos(ωt) + b1 sin(ωt) + a2 cos(2ωt)︸ ︷︷ ︸
ih(t)
,
with a1 < 0 and a2, b1 > 0.
Let us first consider the case that there is no compensation,
i.e., ic(t) = 0, so that the supplied current equals is(t) = il(t).
The active (useful) power equals
P =
1
T
T∫
0
us(t)is(t)dt =
Ab1
2
, (5)
where T = 2pi/ω. Furthermore, the apparent power is given
by
S = ‖us‖‖is‖ = A
2
√
a21 + b
2
1 + a
2
2,
yielding a less than unity power factor
PF =
P
S
=
b1√
a21 + b
2
1 + a
2
2
< 1.
In order to improve the power factor, the non–active (watt–
less) current should be compensated as much as possible. This
current is found by extracting the active (Fryze [5]) current
ia(t) =
P
‖us‖2us(t) = b1 sin(ωt)
from the total load current, i.e.,
in(t) = il(t)− ia(t) = a1 cos(ωt) + a2 cos(2ωt).
A. Conventional Compensation
Now, using a conventional passive and lossless linear and
time–invariant (LTI) shunt compensator, only the fundamental
non–active current component can be compensated. Indeed,
since a1 < 0, the fundamental load current component for this
example is dominantly inductive, a conventional LTI shunt
capacitor
ic(t) = Cc
d
dt
us(t) = −a1 cos(ωt) ⇒ Cc = − a1
ωA
, (6)
will reduce the supplied current with is(t) = il(t) + ic(t), but
does only increase the power factor to
PFc =
b1√
b21 + a
2
2
< 1.
Interestingly, the application of a shunt memcapacitor does
lead to a unity power factor, as illustrated next.
B. Compensation with a Memcapacitor
Recall from Fig. 1, that a memcapacitor is generally char-
acterized by the constitutive relationships in (3) for α = −1
and β = −2. Since we are interested in generating the full
compensation current ic(t) = −in(t), we choose the second
‘admittance’ option, i.e.,
i(−2)c (t) = gc
[
u(−1)s (t)
]
,
where, for ease of notation, we define ρc(t) = i
(−2)
c (t) and
φs(t) = u
(−1)
s (t) = −
A
ω
cos(ωt), (7)
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Fig. 3. Compensator characteristics for the circuit of Fig. 2: (top–left) charge–voltage relationship; (to–right) constitutive relationship; (bottom) compensation
capacitance as a function of time. The simulation parameters are set as: A = 230
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which represent the time–integrated charge and flux–linkage,
respectively.
Now, the charge to be compensated equals
qc(t) = i
(−1)
c (t) = −
a1
ω
sin(ωt)− a2
2ω
sin(2ωt).
Hence, after some straightforward manipulations, we find the
following constitutive relationship between the time–integrated
charge and the flux-linkage as
ρc = ρˆc(φs) = − a1
ωA
φs +
a2
2A2
φ2s + κ,
where κ is a constant which depends on the initial conditions.
Finally, upon differentiating with respect to the flux-linkage
finally yields a flux-controlled memcapacitor of the form
CMc(φs) =
d
dφs
ρˆc(φs) = − a1
ωA
+
a2
A2
φs (8)
As will be discussed further in Section III-B, the first right–
hand term of (8) represents a linear capacitor that coincides
with the conventional one derived in (6), whereas the second
term completes the characteristic of a memcapacitor. Fur-
thermore, note that in terms of the current and voltage, the
compensation current is now given by
ic(t) = CMc [φs(t)]
d
dt
us(t) + us(t)
d
dt
CMc [φs(t)], (9)
so that is(t) = ia(t) and thus that PFc = 1.
C. Numerical Results
Fig. 3 (top–left) shows a numerical simulation for two
cycles of the power conditioner and clearly demonstrates the
pinched hysteresis loop in the charge–voltage plane that con-
stitutes the fingerprint of a memcapacitor [4]. The underlying
nonlinear single–valued constitutive relationship is depicted in
Fig. 3 (top–right). It is important to emphasize that, although
the capacitance can be evaluated as a function of time, as
shown in Fig. 3 (bottom) and hence suggests to be interpreted
as a time–varying capacitor, its true origin lies in its ability to
bookkeep (‘memorize’) the full history of the voltage across
it as
φs(t) = φs(0) +
t∫
0
us(τ)dτ, (10)
where we set φs(0) = −A/ω.
The next sections will be devoted to the exploration of the
three memory elements as a new paradigm for the synthesis of
any periodic ac current distortion. Consequently, any nonlinear
and/or time–varying load can be characterized as a combina-
tion of a memristor, meminductor, and memcapacitor, and at
the same time provides a synthesis of a power conditioner that
aims to improve the power factor under nonsinusoidal current
distortions.
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III. CURRENT SYNTHESIS
Consider a device that exhibits a distorted current
i(t) = a0 +
∑
n∈N
[
an cos(nωt) + bn sin(nωt)
]
, (11)
as a result of a purely sinusoidal supply voltage u(t) of the
form (4). Here N = Neven ∪Nodd denotes the union of the set
of even and odd harmonics, respectively, and a0 represents the
dc component. The two fundamental components associated
to n = 1 correspond to a current through an LTI circuit that
is dominantly inductive if a1 < 0, and dominantly capacitive
if a1 > 0. Hence the non–active part of this current can be
compensated with a conventional capacitor or inductor equal
to − a1ωA or Aωa1 , respectively. The components for n > 1 are
due to nonlinear and/or time–varying character of the device.
It is shown in [10], that these terms can be categorized into
memristors, meminductors, and memcapacitors.
A. Memristor
According to Fig. 1, a memristor is generally characterized
by (3) for α = β = −1. Again, since we are interested in
synthesizing the load current, the ‘admittance’ representation
i(−1)(t) = g
[
u(−1)(t)
]
, (12)
is selected. For ease of notation, we define the corresponding
charge q(t) = i(−1)(t) and flux–linkage φ(t) = u(−1)(t),
where u(t) has the form (4). Hence, the constitutive relation-
ship (12) defines a flux–controlled memristor q = qˆ(φ), or, by
differentiating the latter with respect to time, in terms of the
current and voltage i = GM (φ)u, where GM (φ) represents
the incremental memductance (i.e., inverse memristance)
GM (φ) =
d
dφ
qˆ(φ). (13)
As shown in [10], the harmonic components in (11) that
can be generated by a memristor are given by
i(t) =
∑
n∈N
bn sin(nωt). (14)
The fundamental component (n = 1) corresponds to an LTI
resistor equal to Ab1 , whereas the components for n > 1,
n ∈ Nodd, correspond to a nonlinear resistor. The remaining
even components n ∈ Neven are responsible for the memris-
tor’s memory capacities, i.e., the pinched hysterises loop in
the current–voltage plane.
Integrating (14) with respect to time gives
q(t) = −
∑
n∈N
bn
nω
cos(nωt). (15)
It is then straightforward to express the latter as a single–
valued function of the flux–linkage (recall that φ(t) is of the
form (7)) as
q = qˆ(φ) = −
∑
n∈N
bn
nω
Tn
(
−ω
A
φ
)
, (16)
where Tn(·) are Chebyshev polynomials of the first kind [8].
Hence, the associated memductance (13) is given by
GM (φ) =
∑
n∈N
bn
A
Un−1
(
−ω
A
φ
)
(17)
where Un(·) are Chebyshev polynomials of the second kind.
B. Meminductor and Memcapacitor
According to Fig. 1, a meminductor is generally character-
ized by (3) for α = −2 and β = −1. In terms of the ‘admit-
tance’ representation, we obtain the constitutive relationship
q = qˆ(σ), where
σ(t) = u(−2)(t) = − A
ω2
sin(ωt).
Then, the current–flux relationship equals i = ΓM (σ)φ, where
ΓM (σ) =
d
dσ
qˆ(σ) (18)
represents the incremental inverse meminductance.
The harmonic components in (11) that can be generated by
a meminductor are given by
i(t) =
∑
n∈Nodd
an cos(nωt) +
∑
n∈Neven
bn sin(nωt), (19)
where a1 < 0 corresponds to an LTI inductor and the re-
maining odd components correspond to a nonlinear one. The
even components give rise to a pinched hysteresis loop in the
current–flux plane.
In a similar fashion as the memristor, we find for the inverse
meminductance2
ΓM (σ) =
ω
A
∑
n∈Nodd
(−1)n+12 anUn−1
(
−ω
2
A
σ
)
− ω
A
∑
n∈Neven
(−1)n+22 bnUn−1
(
−ω
2
A
σ
) (20)
Finally, the harmonics that can be generated by a memca-
pacitor (see Section II-B for further details) are given by
i(t) =
∑
n∈N
an cos(nωt). (21)
In this case, a1 > 0 corresponds to an LTI capacitor and the
remaining odd components correspond to a nonlinear one. The
even components give rise to a pinched hysteresis loop in
the charge–voltage plane. The corresponding charge can be
expressed as
q(t) =
∑
n∈N
an
nω
sin(nωt), (22)
providing a flux–controlled memcapacitance
CM (φ) =
∑
n∈N
an
nωA
Un−1
(
−ω
A
φ
)
(23)
2It should be pointed out that the index m introduced in [10] of the inverse
meminductance should start at m = 0, instead of m = 1, to provide correct
results.
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C. Voltage Synthesis
Although only voltage–driven cases are considered here, the
responses of the memristor, meminductor, and memcapacitor
excited by a current source can be readily be found in a similar
fashion. If we apply a current
i(t) = A sin(ωt) (24)
to a meminductor, a voltage response containing only cosine
terms will be observed. Then the expression for the associated
flux–linkage is identical to the right–hand side of (22) and now
gives rise to φ = LM (q)i, where LM (q) represents a charge–
controlled meminductance that is the same as the right–hand
side of (23)—after the roles of φ(t) and q(t) are reversed.
Similarly, if a memcapacitor is excited by (24), the voltage
response will be identical to the right–hand side of (19)
and provides u = SM (ρ)q, where the inverse memcapacitance
SM (ρ) equals the right–hand side of (20)—after reversing the
roles of σ(t) and ρ(t).
D. Direct Current Components
As observed from the above analysis, it is important to
emphasize that the memory elements are inherently ac devices.
It is therefore not feasible to characterize the presence of a dc
component a0 of (11) in terms of these elements since their
constitutive relationships are obtained upon time integration
of the voltage and current components and therefore give rise
to unbounded signals or saturation [4]. The presence of a dc
component can, however, be represented by a conventional dc
current source.
IV. LOAD AND POWER CONDITIONER SYNTHESIS
We are now in position to sythesize any nonlinear or time–
varying load that generates a current distortion of the form (11)
using the three memory elements and their LTI counterparts.
Indeed, using the analysis presented in the previous section,
the load current (11) can be decomposed into
il(t) = Idc +GMl [φs(t)]us(t) + ΓMl [σs(t)]φs(t)
+ CMl [φs(t)]
d
dt
us(t) + us(t)
d
dt
CMl [φs(t)]
where us(t) and φs(t) are defined by (4) and (10), respectively,
and Idc = a0. This means that every nonlinear and/or time–
varying load that generates a current of the form (11) can be
synthesised by a parallel connection of a dc current source, a
memristor, a meminductor, and a memcapacitor.
Furthermore, as outlined in Section II, the power factor
can be significantly improved by selecting a shunt power
conditioner that injects a negative copy of the non–active
current components, i.e., ic(t) = −in(t), with
in(t) = il(t)− P‖us‖2us(t)− Idc, (25)
where P represents the active power as defined in (5) and the
exclusion of the dc current component is taken into account.
Hence, the power conditioner can be synthesized in terms of
ic(t) = GMc [φs(t)]us(t) + ΓMc [σs(t)]φs(t)
+ CMc [φs(t)]
d
dt
us(t) + us(t)
d
dt
CMc [φs(t)]
In this section, the load current and the associated power
conditioner synthesis will be applied to characterize a single–
phase half–wave rectifier and a fully controlled bridge con-
verter.
A. Half–Wave Rectifier
Consider the half–wave rectifier of Fig. 4 (top–left). Since
the rectifier is feeding a unity resistance, it is well–known (see
e.g., [6]) that the load current il(t) is of the form (11), with
a0 =
A
pi
, a1 = 0, b1 =
A
2
, an = − 2A
pi(n2 − 1) and bn = 0,
for n ∈ Neven = {2, 4, 6, . . .∞}.
1) Load Synthesis: In order to synthesize this load current
in terms of the memory elements and their conventional
LTI counterparts, we proceed as follows. First, we note the
presence of a dc component. This will be represented by a dc
current source Idc = A/pi. Secondly, the fundamental current
is in–phase with the supplied voltage and can therefore be
represented by a shunt resistor of Rl = 2. The third part
exhibits the load generated harmonics that all have negative co-
efficients. Although these harmonics fit the harmonic spectrum
that is characterized by (21), with N = Neven, the associated
memcapacitor will not exhibit a single–valued constitutive
relationship since the linear term is missing for n ≥ 2.
This problem can be circumvented by selecting a shunt
memcapacitor of the form
CMl(φs) =
γ
ωA
−
∑
n∈Neven
2
ωpi(n3 − n)Un−1
(
−ω
A
φs
)
, (26)
where γ can be any positive constant, and add a shunt inductor
equals to Ll = Aωγ in order to compensate for the additionally
introduced linear capacitance. The associated equivalent circuit
diagram is depicted in Fig. 4 (top–right).
It should be noted that since Neven contains an infinite set
of even harmonics, it is impossible to explicitly specify (26)
precisely. However, as the higher–order coefficients decrease
rather rapidly with the harmonic–order, the memcapacitor can
be set to any feasible desired accuracy using a finite number
of terms.
2) Power Conditioner Synthesis: The power factor of the
half–wave rectifier is determined by
PF =
b1√
a20 + b
2
1 +
∑
n∈Neven
a2n
 1.
In order to improve the latter, all non–active currents associ-
ated to an should be compensated, i.e.,
ic(t) =
∑
n∈Neven
2A
pi(n2 − 1) cos(nωt). (27)
5
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Fig. 4. Half–wave rectifier (top–left), its equivalent circuit (top–right), and its compensated scheme (bottom).
This is readily accomplished by placing a shunt memcapacitor
of the form
CMc(φs) =

ωA
+
∑
n∈Neven
2
ωpi(n3 − n)Un−1
(
−ω
A
φs
)
,
and a conventional shunt inductor Lc = Aω , with  > 0.
Consequently, the power factor is significantly improved to
PFc =
b1√
a20 + b
2
1
≈ 0.84.
The compensated circuit is depicted in Fig. 4 (bottom).
B. Fully Controlled Bridge Converter
Fig. 5 (top–left) shows a fully controlled single phase bridge
circuit with a (large) dc reactor and resistive load. The firing
delay is represented by δ ∈ [0, pi]. In this case, the load current
is again of the form (11), but now with a0 = 0,
an = −4Idc
npi
sin(nδ), and bn =
4Idc
npi
cos(nδ),
for n ∈ Nodd = {1, 3, 5, . . . ,∞}; see e.g., [3].
1) Load Synthesis: Since a1 ≤ 0 for all δ ∈ [0, pi], the
fundamental behavior of the converter is dominantly inductive.
Hence, all the odd cosine terms can be represented by a
meminductor, which due to the absence of even sine terms,
reduces to a nonlinear inductor of the form
ΓMl(σs) = −
∑
n∈Nodd
(−1)n+12 4Idcω sin(nδ)
npiA
Un−1
(
−ω
2
A
σs
)
.
Furthermore, although the in-phase fundamental component
can be characterized by a shunt resistor Rl = Ab1 , we choose
to include it in the memristor that characterizes the remaining
odd sine terms by a memductance
GMl(φs) =
∑
n∈Nodd
4Idc cos(nδ)
npiA
Un−1
(
−ω
A
φs
)
,
where we again note that, due to the absence of even harmon-
ics, the latter is actually constituting a nonlinear conductor.
The equivalent circuit diagram is depicted in Fig. 4 (bottom).
2) Power Conditioner Synthesis: It is shown in [3] that the
uncompensated power factor equals
PF =
2
√
2
pi
cos(δ) < 1.
In order to render the latter to unity, all non–active currents
should be compensated. This means that
ic(t) =
∑
n∈Nodd
4Idc
npi
sin(nδ) cos(nωt)
−
∑
n∈Nodd
n 6=1
4Idc
npi
cos(nδ) sin(nωt),
(28)
for which the cosine terms are compensated by placing a shunt
memcapacitor of the form
CMc(φs) =
∑
n∈Nodd
4Idc sin(nδ)
pin2ωA
Un−1
(
−ω
A
φs
)
,
which, due to the absence of even harmonics, just constitutes
a nonlinear capacitor that compensates for ΓMl(σs). Note that
the sine terms cannot be compensated by a meminductor as
N = Nodd. However, placing a memristor of the form
GMc(φs) = −
∑
n∈Nodd
n 6=1
4Idc cos(nδ)
npiA
Un−1
(
−ω
A
φs
)
,
which, due to the absence of even harmonics, just constitutes
a nonlinear resistor that compensates for GMl(σs). Although
the constitutive relationship of this resistor is confined in all
four quadrants of the current–voltage plane, it is easily shown
that it is lossless since
Pc =
1
T
T∫
0
us(t)ic(t) = 0. (29)
The compensated circuit is shown in Fig. 5 (bottom). Again,
from a computational perspective, the higher–order elements
can be set to any feasible desired accuracy by selecting a finite
set of dominant terms from Nodd.
6
=i (t)li (t)s
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2√2
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c
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Fig. 5. Fully controlled bridge converter (top–left); its equivalent circuit (top–right), and its compensation scheme (bottom).
V. CONCLUDING REMARKS
It is revealed that memristance, memcapacitance, and me-
minductance can be used to characterize virtually all nonlinear
and/or time–varying loads that generate harmonic current
distortion. At the same time, the memory elements can be
used to synthesize the associated lossless power conditioner
that compensates for these current distortions and henceforth
improves the power factor, or renders it to unity.
Additionally, the load characterization in terms of the three
memory elements sheds some new light on the ambiguous ap-
parent power resolution problem exposed in e.g., [5]. Indeed,
although the memory elements exhibit much richer behavior
than their conventional LTI counterparts, their essential char-
acteristics and units are still purely resistive, inductive, and
capacitive. This means that meminductors and memcapacitors
are able to store (and release) magnetic and electric energy
[7], respectively, and therefore it makes sense to attribute their
associated non–active part of the apparent power to reactive
power.
Future research will be devoted to the load characterization
and power conditioner synthesis subject to voltage distortions,
i.e., the supply voltages of the form
us(t) =
∑
n∈N
An sin(nωt+ ϕn),
and to the synthesis of lossless compensation networks for LTI
loads operating under such voltage distortions. The usefulness
of higher–order elements beyond the three memory elements,
i.e., (α, β)–elements with α, β > 2, or their non–integer gen-
eralizations introduced in [9], also deserves attention.
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